首页> 中文期刊> 《半导体技术》 >Technology innovations and process integrations for sub-100nm gate patterning

Technology innovations and process integrations for sub-100nm gate patterning

         

摘要

This paper presents a brief overview of the Applied Centura?DPS?system,configured with silicon etch DPS II chamber, with emphasis on discussing tuning capability for CD uniformity control. It also presents the studies of etch process chemistry and film integration impact for an overall successful gate patterning development. Discussions will focus on resolutions to key issues, such as CD uniformity, line-edge roughness, and multilayer film etching integration.

著录项

相似文献

  • 中文文献
  • 外文文献
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号