首页> 中文期刊>物理学报 >热-电应力下Cu/Ni/SnAg1.8/Cu倒装铜柱凸点界面行为及失效机理

热-电应力下Cu/Ni/SnAg1.8/Cu倒装铜柱凸点界面行为及失效机理

     

摘要

Micro-interconnection copper pillar bumps are being widely used in the packaging areas of memory chip and high performance computer due to their high density, good conductivity and low noise. Studying the interfacial behavior of copper pillar bump is of great significance for understanding its failure mechanism and microstructure evolution in order to improve the reliability of flip chip package. The thermoelectric stress test,in-situ monitor,infrared thermography test, and microstructure analysis method are employed to study the interfacial reaction, life distribution, failure mechanism and their effect factors of Cu/Ni/SnAg1.8/Cu flip chip copper pillar interconnects under 9 groups of thermoelectric stresses including 2×104–3×104A/cm2and 100–150 ?C.Under thermoelectric stresses,the interfacial reaction of Cu pillar can be divided into three stages: Cu6Sn5growth and Sn solder exhaustion; the Cu6Sn5phase transformation, exhaustion and the Cu3Sn phase growth; voids formation and crack propagation. The rate of Cu6Sn5phase transforming into Cu3Sn phase is positively correlated with the current density. There are four kinds of failure modes including Cu pad consumption,solder complete consumption and transformation into Cu3Sn,Ni plating layer erosion and strip voids. An obvious polar effect is observed during the dissolution of Cu pads on the substrate side and the Ni layer on the Cu pillar side. When Cu pad is located at the cathode, the direction of electron flow is the same as that of the heat flow, and it can accelerate the consumption of Cu pad and the growth of Cu3Sn. When Ni layer serves as the cathode,the electron flow can enhance the consumption of Ni layer. Under 150 ?C and 2.5×104A/cm2, the local Ni barrier layer is eroded after 2.5 h, which results in the transformation of Cu pillar on the Ni side into (Cux, Niy)6Sn5and Cu3Sn alloy. The life of Cu pillar interconnection complies well to the 2-parameter Weibull distribution with a shape parameter of 7.78, which is a typical characteristic of cumulative wear-out failure. The results show that the intermitallic growth behavior and failure mechanism at Cu pillar interconnects are significantly accelerated and changed under thermoelectric stresses compared with the scenario under the single high temperature stress.%微互连铜柱凸点因其密度高、导电性好、噪声小被广泛应用于存储芯片、高性能计算芯片等封装领域,研究铜柱凸点界面行为对明确其失效机理和组织演变规律、提升倒装封装可靠性具有重要意义.采用热电应力实验、在线电学监测、红外热像测试和微观组织分析等方法,研究Cu/Ni/SnAg1.8/Cu微互连倒装铜凸点在温度100—150 ?C、电流密度2×104—3×104A/cm2热电应力下的互连界面行为、寿命分布、失效机理及其影响因素.铜柱凸点在热电应力下的界面行为可分为Cu6Sn5生长和Sn焊料消耗、Cu6Sn5转化成Cu3Sn、空洞形成及裂纹扩展3个阶段,Cu6Sn5转化为Cu3Sn的速率与电流密度正相关.热电应力下,铜凸点互连存在Cu焊盘消耗、焊料完全合金化成Cu3Sn、阴极镍镀层侵蚀和层状空洞4种失效模式.基板侧Cu焊盘和铜柱侧Ni镀层的溶解消耗具有极性效应,当Cu焊盘位于阴极时,电迁移方向与热迁移方向相同,加速Cu焊盘的溶解以及Cu3Sn生长,当Ni层为阴极时,电迁移促进Ni层的消耗,在150 ?C,2.5×104A/cm2下经历2.5 h后, Ni阻挡层出现溃口,导致Ni层一侧的铜柱基材迅速转化成(Cux, Niy)6Sn5和Cu3Sn合金.铜柱凸点互连寿命较好地服从2参数威布尔分布,形状参数为7.78,为典型的累积耗损失效特征.研究结果表明:相比单一高温应力,热电综合应力显著加速并改变了铜柱互连界面金属间化合物的生长行为和失效机制.

著录项

  • 来源
    《物理学报》|2018年第2期|277-286|共10页
  • 作者单位

    华南理工大学电子与信息学院,广州510641;

    工业和信息化部电子第五研究所,电子元器件可靠性物理及其应用技术重点实验室,广州510610;

    工业和信息化部电子第五研究所,电子元器件可靠性物理及其应用技术重点实验室,广州510610;

    工业和信息化部电子第五研究所,电子元器件可靠性物理及其应用技术重点实验室,广州510610;

    华南理工大学电子与信息学院,广州510641;

    工业和信息化部电子第五研究所,电子元器件可靠性物理及其应用技术重点实验室,广州510610;

    华南理工大学电子与信息学院,广州510641;

  • 原文格式 PDF
  • 正文语种 chi
  • 中图分类
  • 关键词

    铜柱凸点; 界面行为; 失效机理; 热电应力;

  • 入库时间 2022-08-18 08:12:38

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号