首页> 外文会议>SOFSEM 2012: theory and practice of computer science. >A Generalization of Spira's Theorem and Circuits with Small Segregators or Separators
【24h】

A Generalization of Spira's Theorem and Circuits with Small Segregators or Separators

机译:带有小型隔离器或分隔器的Spira定理和电路的推广

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

Spira [28] showed that any Boolean formula of size s can be simulated in depth O(log s). We generalize Spira's theorem and show that any Boolean circuit of size s with segregators of size f(s) can be simulated in depth O(f(s) log s). If the segregator size is at least s~ε for some constant ε > 0, then we can obtain a simulation of depth O(f(s)). This improves and generalizes a simulation of polynomial-size Boolean circuits of constant treewidth k in depth O(k~2 log n) by Jansen and Sarma [17]. Since the existence of small balanced separators in a directed acyclic graph implies that the graph also has small segregators, our results also apply to circuits with small separators. Our results imply that the class of languages computed by non-uniform families of polynomial-size circuits that have constant size segregators equals non-uniform NC.Considering space bounded Turing machines to generate the circuits, for f(s) log~2 s-space uniform families of Boolean circuits our small-depth simulations are also f(s) log~2 s-space uniform. As a corollary, we show that the Boolean Circuit Value problem for circuits with constant size segregators (or separators) is in deterministic S P ACE (log~2 n). Our results also imply that the Planar Circuit Value problem, which is known to be P-Complete [16], can be solved in deterministic SPACE(n~(1/2) log n).
机译:Spira [28]表明,可以在深度O(log s)中模拟任何大小为s的布尔公式。我们推广了斯皮拉定理,并证明可以在深度O(f(s)log s)中模拟任何大小为s且分隔符为f(s)的布尔电路。如果对于某个常数ε> 0,隔离器的大小至少为s〜ε,则可以得到深度O(f(s))的模拟。这改善并归纳了Jansen和Sarma [17]对深度为O(k〜2 log n)的恒定树宽k的多项式大小的布尔电路的仿真。由于有向无环图中存在小的平衡分隔符意味着该图也具有较小的分隔符,因此我们的结果也适用于具有较小分隔符的电路。我们的结果表明,由具有固定大小分隔符的多项式大小不均匀的电路族计算的语言类别等于不均匀的NC。考虑以空间为界的图灵机生成电路,对于f(s)log〜2 s-布尔电路的空间均匀族,我们的小深度模拟也是f(s)log〜2 s空间均匀。作为推论,我们证明了具有恒定大小的分隔符(或分隔符)的电路的布尔电路值问题处于确定性S P ACE(log〜2 n)中。我们的结果还暗示,可以通过确定性SPACE(n〜(1/2)log n)解决平面电路值问题(已知为P完全[16])。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号