首页> 外文会议>Silicon photonics and photonic integrated circuits II >Heteroepitaxial Indium Phosphide on Silicon
【24h】

Heteroepitaxial Indium Phosphide on Silicon

机译:硅上的异质外延磷化铟

获取原文
获取原文并翻译 | 示例

摘要

There is an intense interest on integration of III-V materials on silicon and silicon-on-insulator for realisation of optical interconnects, optical networking, imaging and disposable photonics for medical applications. Advances in photonic materials, structures and technologies are the main ingredients of this pursuit. We investigate nano epitaxial lateral overgrowth (NELOG) of InP material from the nano openings on a seed layer on the silicon wafer, by hydride vapour phase epitaxy (HVPE). The grown layers were analysed by cathodoluminescence (CL) in situ a scanning electron microscope, time-resolved photoluminescence (TR-PL), and atomic force microscope (AFM). The quality of the layers depends on the growth parameters such as the V/III ratio, growth temperature, and layer thickness. CL measurements reveal that the dislocation density can be as low as 2 - 3·10~7 cm~(-2) for a layer thickness of ~6 μm. For comparison, the seed layer had a dislocation density of ~1·10~9 cm~(-2). Since the dislocation density estimated on theoretical grounds from TRPL measurements is of the same order of magnitude both for NELOG InP on Si and on InP substrate, the dislocation generation appears to be process related or coalescence related. Pertinent issues for improving the quality of the grown InP on silicon are avoiding damage in the openings due to plasma etching, pattern design to facilitate coalescence with minimum defects and choice of mask material compatible with InP to reduce thermal mismatch.
机译:对于在医疗应用中实现光互连,光网络,成像和一次性光子学的III-V材料在硅和绝缘体上硅上的集成引起了极大的兴趣。光子材料,结构和技术的进步是这一追求的主要要素。我们通过氢化物气相外延(HVPE),从硅晶片上晶种层上的纳米开口研究了InP材料的纳米外延横向过生长(NELOG)。通过阴极电子发光(CL),扫描电子显微镜,时间分辨光致发光(TR-PL)和原子力显微镜(AFM)原位分析生长的层。层的质量取决于生长参数,例如V / III比,生长温度和层厚度。 CL测量表明,当层厚为〜6μm时,位错密度可低至2-3·10〜7 cm〜(-2)。为了比较,种子层的位错密度为〜1·10〜9 cm〜(-2)。由于从TRPL测量值理论上估计出的位错密度对于Si和InP衬底上的NELOG InP都处于相同的数量级,因此位错的产生似乎与工艺有关或与聚结有关。改善在硅上生长的InP的质量的相关问题是避免由于等离子刻蚀而造成的开口损坏,图形设计以促进具有最小缺陷的聚结以及选择与InP兼容的掩模材料以减少热失配。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号