Cache Power Reduction in Presence of Within-Die Delay Variation Using Spare Ways

摘要

The share of leakage in cache power consumption increases with technology scaling. Choosing a higher threshold voltage (V_th) and/or gate-oxide thickness(T_ox) for cache transistors improves leakage, but impacts cell delay. We show tha