首页> 外国专利> Method for modifying a chip layout to minimize within-die CD variations caused by flare variations in EUV lithography

Method for modifying a chip layout to minimize within-die CD variations caused by flare variations in EUV lithography

机译:修改芯片布局以最小化由EUV光刻中的光斑变化引起的晶粒内CD变化的方法

摘要

A method including determining a first flare convolution based on a feature density of projected structures on a substrate layout, determining a second flare convolution based on a mask for a given substrate layout, determining a system flare variation by summing the first flare convolution and the second flare convolution, and determining a critical dimension variation based on the system flare variation.
机译:一种方法包括以下步骤:基于衬底布局上的投影结构的特征密度来确定第一耀斑卷积;基于给定衬底布局的掩模来确定第二耀斑卷积;通过将第一耀斑卷积与第二耀斑卷积相加来确定系统耀斑变化。耀斑卷积,并根据系统耀斑变化确定关键尺寸变化。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号