A Novel Encoding Scheme for Delay and Energy Minimization in VLSI Interconnects with Built-In Error Detection

摘要

In deep sub-micron (DSM) technology, crosstalk noise and logic faults caused due to shrinking wire-size and reduced inter-wire spacing are major factors affecting the performance of on-chip interconnects such as high power consumption and increased delay.