High-level specification and logic implementation of single-chip multiprocessor systems based on a configurable router

摘要

This paper describes prototype implementations of single-chip multiprocessor systems with a configurable router intended for dedicated, embedded network-on-chip support within field-programmable gate arrays in order to provide performance and flexibility