首页> 外文会议>Polarization: measurement, analysis, and remote sensing XII >An Efficient, FPGA-Based, Cluster Detection Algorithm Implementation for a Strip Detector Readout System in a Time Projection Chamber Polarimeter
【24h】

An Efficient, FPGA-Based, Cluster Detection Algorithm Implementation for a Strip Detector Readout System in a Time Projection Chamber Polarimeter

机译:时间投影室旋光仪中带状检测器读出系统的基于FPGA的高效簇检测算法实现

获取原文
获取原文并翻译 | 示例

摘要

A fundamental challenge in a spaceborne application of a gas-based Time Projection Chamber (TPC) for observation of X-ray polarization is handling the large amount of data collected. The TPC polarimeter described uses the APV-25 Application Specific Integrated Circuit (ASIC) to readout a strip detector. Two dimensional photo-electron track images are created with a time projection technique and used to determine the polarization of the incident X-rays. The detector produces a 128×30 pixel image per photon interaction with each pixel registering 12 bits of collected charge. This creates challenging requirements for data storage and downlink bandwidth with only a modest incidence of photons and can have a significant impact on the overall mission cost. An approach is described for locating and isolating the photoelectron track within the detector image, yielding a much smaller data product, typically between 8x8 pixels and 20×20 pixels. This approach is implemented using a Microsemi RT-ProASIC3-3000 Field-Programmable Gate Array (FPGA), clocked at 20 MHz and utilizing 10.7k logic gates (14% of FPGA), 20 Block RAMs (17% of FPGA), and no external RAM. Results will be presented, demonstrating successful photoelectron track cluster detection with minimal impact to detector dead-time.
机译:气基时间投影室(TPC)在星空应用中用于X射线极化观察的根本挑战是处理收集的大量数据。所描述的TPC旋光仪使用APV-25专用集成电路(ASIC)来读取剥离检测器。利用时间投影技术创建二维光电子轨迹图像,并将其用于确定入射X射线的偏振。检测器在每个光子相互作用下产生128×30像素的图像,每个像素记录12位收集的电荷。这就对数据存储和下行链路带宽提出了具有挑战性的要求,而光子的入射量却很少,并且可能对总体任务成本产生重大影响。描述了一种用于在检测器图像内定位和隔离光电子迹线的方法,从而产生的数据量要小得多,通常在8x8像素与20x20像素之间。该方法使用Microsemi RT-ProASIC3-​​3000现场可编程门阵列(FPGA),时钟频率为20 MHz并利用10.7k逻辑门(占FPGA的14%),20个Block RAM(占FPGA的17%)来实现。外部RAM。将展示结果,展示成功的光电子径迹簇检测,并且对检测器死区时间的影响最小。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号