Performance analysis of single-electron NAND gates

摘要

In this work, three different circuit architectures implementing single-electron NAND gates are investigated by simulation. A complete behavior analysis of each architecture, considering critical aspects in SET-based circuits, such as co-tunnelling, temperature dependence and offset charges is performed. Power consumption and area estimations (critical for GSI and TSI realizations) are also taken into account.