首页> 外文会议>International Conference on Computational Science >Faster Betweenness Centrality Based on Data Structure Experimentation
【24h】

Faster Betweenness Centrality Based on Data Structure Experimentation

机译:基于数据结构实验的人力较快

获取原文

摘要

Betweenness centrality is a graph analytic that states the importance of a vertex based on the number of shortest paths that it is on. As such, betweenness centrality is a building block for graph analysis tools arid is used by many applications, including finding bottlenecks in communication networks and community detection. Computing betweenness centrality is computationally demanding, O(V~2 + V. E) (for the best known algorithm), which motivates the use of parallelism. Parallelism is especially needed for large graphs with millions of vertices and billions of edges. While the the memory requirements for computing betweenness are not as demanding, O(V + E) (for the best known sequential algorithm), these bound increase for different parallel algorithms. We show that is possible to reduce the memory requirements for computing betweenness centrality from O(V + E) to O(V) at the expense of doing additional traversals. We show that not only does this not hurt performance it actually improves performance for coarse grain parallelism. Further, we show that using the new approach allows parallel scaling that previously was not possible. One example is that the new approach is able to scale to 40 x86 cores for a graph with 32M vertices and 2B edges, whereas the previous approach is only able to scale upto 6 cores because of memory requirements. We also do analysis of fine-grain parallel betweenness centrality on both the x86 and the Cray XMT. Selection and peer review under responsibility of the organizers of the 2013 International Conference on Computational Science
机译:中心性之间是一个图析,它基于它所在的最短路径的数量来表示顶点的重要性。因此,之间的中心性是图形分析工具的构建块,许多应用程序使用了ARID,包括在通信网络和社区检测中找到瓶颈。计算之间的计算值为苛刻的o(V〜2 + V.e)(用于最着名的算法),其激活并行性的使用。具有数百万顶点和数十亿边缘的大图尤其需要并行性。虽然计算之间的存储器的内存要求不如要求O(V + e)(对于最熟知的连续算法),但是不同并行算法的这些绑定增加。我们展示了可以降低从O(v + e)到o(v)之间计算的内存要求,以牺牲额外的遍历。我们表明,这不仅是这种不伤害性能,它实际上可以提高粗粒行活性的性能。此外,我们表明使用新方法允许先前无法进行的并行缩放。一个示例是,新方法能够为具有32M顶点和2b边缘的图表扩展到40 x86核心,而先前的方法仅能够由于内存要求而扩展到6个核心。我们还可以在X86和Cray XMT上进行微粒平行度量的分析。 2013年国际计算科学会议组织者负责选择和同行评审

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号