首页> 外文会议>Silicon Nanoelectronics Workshop >Non-Silicon Logic Elements on Silicon for Extreme Voltage Scaling
【24h】

Non-Silicon Logic Elements on Silicon for Extreme Voltage Scaling

机译:用于极端电压缩放的硅上的非硅逻辑元件

获取原文

摘要

Continued miniaturization of transistors has resulted in unprecedented increase in device count leading to high compute capability albeit with increase in energy consumption. Here, we present our research on advanced non silicon electronic material systems and novel device architectures - quantum-well FETs, inter-band tunnel FETs and tunnel-coupled nanodot devices - for heterogeneous integration on Si substrate. The goal is to demonstrate a compelling information processing platform that allows very aggressive scaling of supply voltage, thereby reducing energy consumption in future computing systems.
机译:晶体管的持续小型化导致设备数量未升高,导致高计算能力,尽管能耗增加。在这里,我们介绍了我们对先进的非硅电子材料系统和新颖的设备架构 - 量子井FET,间带隧道FET和隧道耦合纳米型装置的研究 - 用于Si衬底的异构整合。目标是展示一个引人注目的信息处理平台,其允许极具积极的电源电压缩放,从而降低了未来计算系统中的能量消耗。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号