【24h】

Current Status of High-k and Metal Gates in CMOS

机译:CMOS中高k和金属门的当前状态

获取原文

摘要

Continued-scaling of microelectronic devices has driven the change from SiO_2 to alternative, Hf-based, high-k gate dielectric materials in recent years. This materials change has enabled device performance scaling without the gate leakage current becoming unacceptably high. The change from doped poly-Si to metal(s) as the gate electrode material also occurred simultaneously with the introduction of high-k materials, as the resulting high-k / metal gate (HKMG) device can effectively overcome depletion effects in poly-Si gate devices. Processing of the metal gate stack is a challenging task in terms of meeting requirements in effective work function for both nMOS and pMOS, as well as enabling low resistivity gate/contact metal fill. The introduction of 3D device structures such as FinFETs serves as an inflection point for novel materials and the transition from PVD to ALD processes.
机译:微电子器件的持续缩放推动了近年来从SIO_2的变化到替代的HF,高k门介质材料。这种材料变化使能器件性能缩放使得没有栅极泄漏电流变得不可接受的高电平。随着栅电极材料的掺杂多Si与金属的变化也随着高k材料的引入而同时发生,因为所得到的高k /金属栅极(Hkmg)装置可以有效地克服Poly-的耗竭效应SI门设备。金属栅极堆栈的处理在满足NMOS和PMOS的有效工作功能中的满足方面是一个具有挑战性的任务,以及实现低电阻率栅/接触金属填充。诸如FinFET的3D器件结构的引入用作新材料的拐点和从PVD到ALD过程的转变。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号