On-chip transistor characterization arrays with digital interfaces for variability characterization

摘要

An on-chip test-and-measurement system with digital interfaces that can perform device-level characterization of large-dense arrays of transistors is demonstrated in 90- and 65-nm technologies. The collected variability data from the 90-nm run is used to create a statistical device model based on BSIM4.3 to capture random variability. Principal component analysis (PCA) is used to extract a reduced set of purely random variables from a set of correlated BSIM4.3 parameters. Different layout-dependent systematic effects, related to poly- and active-flares, STI-stress, and lithography limitations, are examined in both technologies. These layoutdependent effects are mapped to systematic shifts in BSIM4.3 and BSIM4.4 model parameters in 90- and 65-nm, respectively.