Parasitic Bipolar Effect in Modern SOI CMOS Technologies

摘要

Parasitic bipolar effect can significantly decrease SEE tolerance of modern deep submicron bulk and SO1 CMOS devices due to amplification of charge collected in interaction between silicon and single ionizing particles. This article is dedicated to studies of bipolar effect phenomenon in modern SOl CMOS technologies and to increasing SEE tolerance without technology modifications.