首页> 外文会议>International Conference on Solid-State and Integrated-Circuit Technology >CMOS-Compatible Zero-Mask One Time Programmable (OTP) Memory Design
【24h】

CMOS-Compatible Zero-Mask One Time Programmable (OTP) Memory Design

机译:CMOS兼容的零掩模一次可编程(OTP)内存设计

获取原文

摘要

A method to design CMOS-compatible diode-based One-Time Programmable (OTP) memory is discussed in this paper. In particular the program disturb problem is resolved by using diode drivers with sufficiently high breakdown voltage. The choices of memory elements and various available diodes in a standard CMOS process are carefully studied to obtain an optimal combination. Different memory cells were fabricated in standard 0.18-μm CMOS technology to verify the functionality of the design.
机译:本文讨论了设计基于CMOS兼容的二极管的一次性可编程(OTP)存储器的方法。特别地,通过使用具有足够高的击穿电压的二极管驱动器来解决节目干扰问题。仔细研究了标准CMOS工艺中的存储器元件和各种可用二极管的选择,以获得最佳组合。在标准的0.18-μmCMOS技术中制造不同的存储器单元,以验证设计的功能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号