Lithography-Grade Tungsten-Copper Substrates for Wafer Level Packaging

摘要

SMI has developed processes to manufacture CTE-matching tungsten-copper substrates to be used in wafer-level packaging. They are capable of meeting the form and finish specifications of GaAs and Si wafers. They may be useful in wafer-level packaging where it is desired to minimize thermally-induced stress on the chip.