Integration of OPC and Mask Data Preparation for Reduced Data I/O and Reduced Cycle Time

摘要

As process geometries continue to shrink to the 45nm node and beyond, the resulting increases in design complexity and chip pattern density have fueled a data explosion on advanced semiconductor designs. This extends product development cycles and potentially impacts product yield.