首页> 外文会议>IEEE Radio Frequency Integrated Symposium >A 40GHz 2.1V Static Frequency Divider in SiGe Using a Low-Voltage Latch Topology
【24h】

A 40GHz 2.1V Static Frequency Divider in SiGe Using a Low-Voltage Latch Topology

机译:使用低压闩锁拓扑的SiGE中40GHz 2.1V静态分频器

获取原文

摘要

An alternative low-voltage latch topology based on switched emitter followers is proposed, and its characteristics are compared to a traditional current-mode latch. A static 1:8 frequency divider based on this latch is implemented in a SiGe BiCMOS technology with f{sub}T=120GHz. The divider operates at a maximum frequency of 42GHz and consumes 160mW from a 2.1V power supply.
机译:提出了一种基于开关发射极壁板的替代低压闩锁拓扑,其特性与传统的电流模式锁存器进行了比较。基于该锁存器的静态1:8分频器在SiGe Bicmos技术中实现,具有F {Sub} T = 120GHz。分频器以42GHz的最大频率运行,并从2.1V电源消耗160mW。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号