SystemVerilog Maximum Performance Maneuvers

摘要

With verification taking more time and effort than design and simulation runs proceeding for days before producing results, an understanding of coding for simulation speed is vital. Presented here are experimental results showing what matters and what does not for getting the most out of System Verilog digital integrated circuit verification.