首页> 外文会议>Workshop on Modeling and Simulation Verification and Validation >Formalization and Validation An Iterative Process in Model Synthesis
【24h】

Formalization and Validation An Iterative Process in Model Synthesis

机译:模型合成中的迭代过程

获取原文

摘要

This work considers model synthesis and validation in controller design. The problem we are interested in is to derive a formal model of a controlled automation system from a semi-formal description of the uncontrolled plant and various requirements concerning the plant and the processes of the controlled system. These requirements are formulated on many different abstraction levels, partly employing formal notations, partly using just natural language and partly consisting of mixtures of both. Moreover, they are often incomplete, contain errors, contradict each other and assume some domain knowledge which is typically not explicitly stated. So a crucial part of the model synthesis process is the formalization of the plant and of the requirements as well as validation of the derived models. We suggest a simulation-based method which employs formal and graphical representations of process models and specifications and which involves an iterative process of formalization and validation of requirements. The approach uses Petri nets as formal process models and partially ordered runs as their semantics. This contribution also reports on experiences with applying the method for an industrial case study and on an according developed tool.
机译:这项工作考虑了控制器设计中的模型综合和验证。我们感兴趣的问题是从不受控制的工厂的半正式描述和有关工厂的各种要求和受控系统的过程的半正式描述来源于派生自动化系统的正式模型。这些要求是在许多不同的抽象水平上制定,部分采用正式符号,部分使用自然语言,部分地组成两者的混合物。此外,它们通常不完整,含有错误,相互矛盾,并且假设通常没有明确说明的域知识。因此,模型合成过程的关键部分是工厂的形式化和要求的要求以及衍生模型的验证。我们建议一种基于仿真的方法,该方法采用了过程模型和规范的正式和图形表示,并涉及迭代过程的正式化和要求验证。该方法使用Petri网作为正式的流程模型,部分订购的运行作为其语义。此贡献还报告了应用工业案例研究和根据发达工具的方法的经验。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号