首页> 外文会议>Advanced Metallization Conference >Advanced W-CMP Process Development for CMOS Logic Fabrication at 28mn Technology Node and Beyond
【24h】

Advanced W-CMP Process Development for CMOS Logic Fabrication at 28mn Technology Node and Beyond

机译:高级W-CMP工艺开发,用于28Mn技术节点的CMOS逻辑制造

获取原文

摘要

Tungsten has been widely used for the formation of contact via connecting to metal lines in IC fabrication. In this application, pre-metal layer was patterned by litho and etch process followed by Tungsten (W) deposition by CVD and finally polished by chemical mechanical planarization (CMP) process to remove the excess metal outside via holes [1], [2].
机译:钨已广泛用于通过连接到IC制造中的金属线的连接形成接触。在本申请中,通过LITHO和蚀刻工艺图案化预金属层,然后通过CVD进行钨(W)沉积,最后通过化学机械平坦化(CMP)方法抛光,以除去外孔外的过量金属[1],[2] 。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号