首页> 外文会议>Conference on process and equipment control in microelectronic manufacturing >A Method of Controlling Wafer Surface Polarity to Reduce Spacer Particle Contamination
【24h】

A Method of Controlling Wafer Surface Polarity to Reduce Spacer Particle Contamination

机译:一种控制晶片表面极性的方法,以减少间隔粒子污染

获取原文
获取外文期刊封面目录资料

摘要

In general process, there is a polymer removal step by CR-SPM (Caros' acid clean) or STD clean (Standard Clean) after spacer etching. Sometimes the particles are found by KLA scan right after CR/STD clean, but not found after spacer etching. After studying the characteristics of particles, the formation of particles that contained in CR/STD tank are attached on OD area surface. In this report, a whole new in-situ polarity modification concept that changing hydrophobic Si surface to hydrophilic SiO surface by adding a very short O_2 plasma treatment right after spacer etch is presented. The concept is evaluated in bare silicon and TEOS control wafers, and the results reveal that O_2 plasma treatment can avoid particle attachment not only effectively but also efficiently. By the experiment, in-situ five seconds' O_2 plasma is implanted in spacer etching recipe and two products are spilt to test. The WAT (Wafer Acceptance Test) and yield of split are comparable with standard condition.
机译:在一般过程中,在间隔蚀刻后,通过Cr-SPM(Caros'酸清洁)或STD清洁(标准清洁)进行聚合物去除步骤。有时,通过KLA扫描在CR / STD清洁后发现颗粒,但在间隔蚀刻后找不到。在研究颗粒的特征之后,将Cr / STD罐中包含的颗粒的形成连接在OD区域表面上。在本报告中,提出了一种全新的原位极性修改概念,通过在施用间隔蚀刻之后通过添加非常短的O_2等离子体处理来改变疏水性Si表面到亲水性SiO表面。该概念在裸露的硅和TEOS控制晶片中评估,结果表明O_2等离子体处理可以避免颗粒连接不仅有效而且有效地。通过实验,原位五秒钟的O_2等离子体植入间隔蚀刻配方,两种产品溢出以测试。 Wat(晶片验收测试)和分裂的产量与标准条件相当。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号