Design methodology of a robust ESD protection circuit for STI process 256Mb NAND flash memory

摘要

With the use of a device simulator, we show that an ESD protection circuit whose junction filled with contacts is suited to a scaled STI process having thin n junction with n+ being implanted from contact holes. We have confirmed by measurementsthat the protection has sufficient robustness.