首页> 外文会议>ASME International Mechanical Engineering Congress and Exposition >An integrated wafer-scale packaging process for MEMS
【24h】

An integrated wafer-scale packaging process for MEMS

机译:MEMS的集成晶片刻度包装过程

获取原文

摘要

Packaging is well known to impose significant cost, performance and fabrication constraints on MEMS devices. We have developed a wafer-scale, integrated packaging process which enables a released MEMS device to be sealed within a thick layer of epi-polysilicon. This encapsulation may be tailored to withstand conventional dicing saws, pick/place chip handling equipment, and even high-pressure injection molding for plastic DIP packages. This architecture can be adapted to a variety of MEMS devices, and is compatible with integrated electronics. This paper will describe this packaging technique and discuss applications.
机译:众所周知,包装是对MEMS设备施加显着的成本,性能和制造限制。我们开发了一种晶片刻度,集成包装工艺,其使得释放的MEMS装置能够密封在厚厚的EPI - 多晶硅层内。该封装可以根据塑料浸封装承受传统的切割锯,拾取/放置芯片处理设备,甚至高压注射成型。该架构可以适用于各种MEMS设备,并且与集成电子器件兼容。本文将描述此包装技术并讨论应用程序。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号