EXECUTION ENVIRONMENT ON FPGA FOR SMART PC HETERO-CLUSTER

摘要

FPGAs tend to consume electric power in tens of milli- watts, and the ability to parallelize the applications on FP- Gas results in increased performance–to–power–efficiency of FPGAs. FPGAs embedded into the computer cluster systems have been proposed. Smart cluster systems which control own power by themselves also have been proposed. For smart cluster systems, it is important to reduce CO_2. Therefore, it is necessary to level power consumption in the entire facility to use the electric power effectively. Then, smart cluster systems are able to change the number of compute nodes including FPGAs dynamically by the power consumption of entire facility to level the total power con- sumption of the cluster system and other electronic de- vices. In this paper, we will propose an execution environ- ment on FPGA for smart PC hetero cluster called SPHC. The FPGA calculation device is constructed by using the ASIP, Application Specific Instruction set Processor on the FPGA. In preliminary evaluation, we compared a MAC (or F) processor and a normal processor. And we achieved 60.7MFLOPS/W on FDTD.