【24h】

RF Coupling in CMOS Analog Integrated Circuits

机译:CMOS模拟集成电路中的RF耦合

获取原文

摘要

This paper presents the susceptibility of CMOS analog integrated circuits to electromagnetic interferences (EMIs) The disturbances are superimposed to an adjacent line (aggressor line) and couple via capacitive coupling mechanisms to a sensitive track of an analog circuit (victim line). For this purpose various circuits have been designed and manufactured in a Bipolar-CMOS-DMOS-technology (BCD) for automotive applications. Actuating variables that influence the susceptibility of nets are discussed. Ones sensitive nets are known routing strategies or filtering can be applied to increase the immunity of the endangered analog circuit which results consequently in an immunity increase of the integrated circuit.
机译:本文介绍了CMOS模拟集成电路对电磁干扰的敏感性(EMIS)将干扰叠加到相邻的线(攻击器线),并且通过电容耦合机构耦合到模拟电路(受害线)的敏感轨道。为此目的,各种电路已经设计和制造,用于汽车应用的Bipolar-CMOS-DMOS-Technology(BCD)。讨论了影响网络易感性的致动变量。敏感网是已知的路由策略或滤波可以应用于增加濒危模拟电路的免疫,从而导致集成电路的免疫增加。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号