首页> 外文会议>International Symposium on Microelectronic >Reliability of μPILR Packages under Shock Loading
【24h】

Reliability of μPILR Packages under Shock Loading

机译:震动负载下μPILR包装的可靠性

获取原文
获取外文期刊封面目录资料

摘要

Portable consumer electronics is a critical market segment for modern electronics devices which includes lightweight systems such as cell phone, laptop computer, PDA, etc. Due to an ever increasing demand for integration of higher functionality, miniaturization is a parallel ongoing trend for design of microelectronics packages used in such devices. One of the resulting challenges is maintaining or improving reliability of second level interconnects for these packages with respect to mechanical and thermomechanical loading. Board-level drop or impact response of a surface mounted package assembly is an increasingly important facet of the reliability evaluation for application in hand-held or mobile electronics for obvious reasons. Rupture of L2 interconnects (solder joints) and test board pad/trace failures are the most commonly observed modes of failure due to shock loading conditions. Various design and test parameters such as materials, geometry and loading configuration affect the failure mechanism involved. This paper presents JEDEC standard JESD22-B111 compliant drop testing results for a new interconnect platform- a novel design using miniature copper contacts (μPILR). An independent numerical (Explicit Dynamic Finite Element Analysis) study is performed to examine μPILR design as well as comparable BGA (Ball Grid Array) design for their response to shock loading conditions at level 2 (L2) interconnects. The μPILR design is intended for higher adaptability to increasing I/O density and improvised test/burn-in capabilities. Drop testing is performed according to JEDEC board level shock testing standard JESD22-B111 for 0.4 mm, 0.5 mm, 0.65 mm pitch μPILR test vehicles. Finite Element Analysis was conducted to study 0.5 mm pitch μPILR and BGA designs.
机译:便携式消费电子产品是现代电子设备的关键市场段,包括轻量级系统,如手机,笔记本电脑,PDA等。由于对更高功能集成的需求不断增加,小型化是微电子设计的平行持续趋势这些设备中使用的软件包。由此产生的挑战之一是在机械和热机械负载方面维持或提高这些封装的第二级互连的可靠性。表面安装封装组件的板级下降或冲击响应是在手持或移动电子器件中应用的可靠性评估的越来越重要的方面,因为显而易见的原因。 L2互连(焊点)和测试板垫/痕迹故障的破裂是由于冲击负载条件导致的最常见的失效模式。各种设计和测试参数,如材料,几何和加载配置会影响所涉及的故障机制。本文介绍了JEDEC标准JESD22-B111兼容的互连平台 - 一种使用微型铜接触(μPILR)的新型设计。执行独立的数值(明确的动态有限元分析)研究以检查μPILR设计以及相当的BGA(球栅阵列)设计,以响应于2级(L2)互连的冲击负载条件。 μPILR设计旨在提高对I / O密度的适应性,并提高测试/燃烧能力。根据JEDEC板电平冲击测试标准JESD22-B111进行0.4 mm,0.5毫米,0.65mm间距μPILR试验车辆进行丢弃测试。进行有限元分析以研究0.5mm间距μPILR和BGA设计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号