首页> 外文会议>International Symposium on High Dielectric Constant Gate Stacks >Capacitance-voltage Characterization of Atomic-Layer-Deposited Al{sub}2O{sub}3/InGaAs and Al{sub}2O{sub}3/GaAs Metal-Oxide-Semiconductor Structures
【24h】

Capacitance-voltage Characterization of Atomic-Layer-Deposited Al{sub}2O{sub}3/InGaAs and Al{sub}2O{sub}3/GaAs Metal-Oxide-Semiconductor Structures

机译:原子层沉积Al {Sub} 2O {Sub} 3 / InGaAs和Al {Sub} 2O {Sub} 3 / GaAs金属氧化物 - 半导体结构的电容 - 电压表征

获取原文

摘要

ALD Al{sub}2O{sub}3/GaAs and Al{sub}2O{sub}3/In{sub}0.2Ga{sub}0.8As MOS and source-drain implanted MOSFET structure were fabricated and characterized by capacitance-voltage (C-V) and current-voltage (I-V) measurements. It is shown that, after high-temperature anneal, the MOS leakage current density of the thinner (16nm) film is much higher than that of the thicker (30nm) film. The high-quality Al{sub}2O{sub}3 (30nm)/In{sub}0.2Ga{sub}0.8As interface after high temperature anneal is verified by C-V curves showing sharp transition from depletion to accumulation with "zero" hysteresis, 1% frequency dispersion per decade at accumulation capacitance and strong inversion under split C-V measurement. However, Al{sub}2O{sub}3(16nm)/GaAs shows larger hysteresis and frequency dispersion with no inversion layer formed under split C-V measurement. Photo-assisted C-V measurement shows the inversion layer easily formed on In{sub}0.2Ga{sub}0.8As interface but not on GaAs interface, indicating higher surface recombination rate at GaAs interface. The estimated interface trap density (D{sub}(it)) by split C-V method shows 2.9×10{sup}11/cm{sup}2-eV for Al{sub}2O{sub}3/In{sub}0.2Ga{sub}0.8As. Minority-carrier response of Al{sub}2O{sub}3/In{sub}0.2Ga{sub}0.8As and Al{sub}2O{sub}3/GaAs is systematically studied by high-temperature C-V measurements which reveal the activation energy (E{sub}A) of the minority-carrier recombination to be about 0.62 ± 0.03 eV for InGaAs and 0.71 ± 0.01 eV for GaAs, respectively.
机译:ALD的Al {子} 2O {子} 3 /砷化镓和Al {子} 2O {子} 3 /在{子} 0.2Ga {子} 0.8As MOS和源极 - 漏极注入MOSFET结构被制造并且其特征在于电容 - 电压(CV)和电流 - 电压(IV)测量。它被示出,经过高温退火,则MOS泄漏较薄(16nm厚)膜的电流密度比较厚(30纳米)的薄膜高得多。高品质的Al {子} 2O {子} 3(30纳米)/在{子} 0.2Ga {子} 0.8As后高温退火是通过CV曲线,其显示以积累与“零”的滞后从耗尽尖锐过渡验证界面,1%频率每十年在累积电容和强反下分裂CV测量分散体。然而,铝{子} 2O {子} 3(16nm以下)与下分裂C-V测量未形成反​​型层/砷化镓节目更大的滞后和频率分散。光辅助C-V测量显示容易地形成在{子} 0.2Ga {子} 0.8As界面上而不是在GaAs界面反型层,表示在砷化镓接口更高的表面复合率。所估计的界面陷阱密度(d {子}(IT))由分割CV方法示出2.9×10 {SUP} 11 /厘米{SUP} 2电子伏特为铝{子} 2O {子} 3 /在{子} 0.2嘎{子} 0.8As。的铝{子} 2O {子} 3 /在{子} 0.2Ga {子} 0.8As和Al {子} 2O {子} 3 /砷化镓系统地通过高温CV测量研究了揭示少数载流子响应的少数载流子复合的活化能(E {}子A)为约0.62±0.03电子伏特为砷化铟镓和0.71±0.01 eV的砷化镓,分别。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号