首页> 外文会议>International Conference on Semiconductor Technology >LOW-DOWN-FORCE PLANARIZATION TECHNOLOGIES GENERAL PRINCIPLE OF PLANARIZATION GOVERNING POLISH, ECP, ECMP, ETCHING ETC.
【24h】

LOW-DOWN-FORCE PLANARIZATION TECHNOLOGIES GENERAL PRINCIPLE OF PLANARIZATION GOVERNING POLISH, ECP, ECMP, ETCHING ETC.

机译:低压平面化技术平面化的一般原则,控制抛光,ECP,ECMP,蚀刻等。

获取原文

摘要

Cu interconnects and low k materials have been adopted in semi-conductor devices in order to decrease RC delay in accordance with the semiconductor device roadmap such as ITRS. However, it is noted that development of new low k materials have been remarkably delayed. Mechanical strength of low k .materials is decreased in accordance with decreasing k value. This has caused problems in device integration and has led to lower down force requirement for the Planarization process. Several low down force planarization technologies have been proposed such as soft CMP, ECP, ECMP, CE and others are currently under development. CMP is governed by Preston's law, ECP by Faraday's law, ECMP by Preston's and Faraday's laws and CE by dissolution law. In this paper, the general principle of planarization governing CMP, ECP, ECMP, CE and others are introduced.
机译:在半导体装置中采用Cu互连和低k材料,以便根据诸如ITRS的半导体器件路线图降低RC延迟。然而,注意到新的低K材料的发展显着延迟。根据减少k值,低kμs的机械强度降低。这导致了设备集成的问题,并导致平面化过程的强力要求。已经提出了几种低压力平面化技术,例如软CMP,ECP,ECMP,CE等当前正在开发。 CMP由Preston法律管辖,由法拉第法律,普雷斯顿和法拉第法律和CE通过解散法,ECMP。本文介绍了CMP,ECP,ECMP,CE等的平面化的一般原则。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号