首页> 外文会议>IEEE CPMT Conference on High Density Microsystem Design and Packaging and Component Failure Analysis >Memory device packaging - from leadframe packages to wafer level packages
【24h】

Memory device packaging - from leadframe packages to wafer level packages

机译:内存设备包装 - 从引线框架封装到晶圆级包

获取原文
获取外文期刊封面目录资料

摘要

The digital revolution has taken the consumer electronics by a storm in just two-short years. Portable and handheld electronics devices now have insatiable appetite for digital storage. Hence, memory cards in the form of USB Drive (U-drive), compact flash (CF), secured digital (SD), memory stick, and multimedia card (MMC) are now proliferating in the market. Moreover, the volatile memory dynamic random access memory (DRAM) for PC and notebook computing and gaming are also increasing in density and speed. With all these improvement, the memory device packaging technology is also evolving rapidly, from the traditional leadframe packages to smaller chip scale packages (CSP) and wafer level packages (WLP). This paper will cover the four major topics: (1) Review of the DRAM packages and their applications -DRAM packages are used primarily in the fabrication of DIMM modules that are inserted to the motherboards in PC and notebook computers. With newer DRAM technology in double date rate (DDR) and its second generation, DDR2, to be deployed this year, the clock rate is much higher and the number of I/Os increasing. Packages therefore are changing from the leadframe TSOP type 2 to faster CSPs such as fine pitch BGA (FBGA). (2) Review of the flash memory card packages - non-volatile memory flash and SRAM packages are generally smaller and have had lower density of 256Mb and below. But more recently high density (512Mb) and hence larger flash devices are more common. The conventional package TSOP type 1 may become inadequate to meet new performance demands and the form factor for miniaturization. Alternative new packages such as VFBGA CSP are described. (3) Stacking - 3D stacking have now been widely utilized to increase the memory density and saving weight and space. The two main options for stacking - die stack and package stack, each has its own advantages and concerns. The selection criteria and suitable applications for both the DRAM DIMM modules and various flash memory card formats are discussed in detail. (4) Future trends and conclusion - the convergence of packaging technology for the computing and consumer electronics is apparent under the same market and technology drivers - form factor miniaturization, lightweight, low profile, high speed, and high performance. Packaging for high-density memory devices is moving toward faster and smaller CSP packages, with the technology and processes for wafer level CSP and wafer level 3D stacking emerging in the horizon.
机译:数字革命已经在短短两年内通过风暴取消了消费电子产品。便携式和手持式电子设备现已对数字存储具有绝缘的胃口。因此,以USB驱动器(U-Drive),Compact Flash(CF),安全数字(SD),记忆棒和多媒体卡(MMC)形式的存储卡现在正在扩大到市场。此外,PC和笔记本计算和游戏的易失性存储器动态随机存取存储器(DRAM)也以密度和速度增加。通过所有这些改进,存储器设备包装技术也从传统的引线套件到更小的芯片尺度封装(CSP)和晶片级包(WLP)。本文将涵盖四个主要主题:(1)对DRAM封装的审核,其应用程序-DAM封装主要用于在PC和笔记本电脑中插入主板的DIMM模块的制造中。通过Double Date Rate(DDR)的新DRAM技术及其第二代DDR2,今年要部署,时钟速率要高得多,即I / O增加的数量。因此,封装正在从引线框架TSOP类型2改变为更快的CSP,例如细间距BGA(FBGA)。 (2)刷新存储卡封装的审查 - 非易失性存储器闪光灯和SRAM封装通常较小,并且具有较低的密度为256MB和以下。但最近的高密度(512MB),因此更大的闪光装置更常见。传统的包装TSOP类型1可能变得不足以满足新的性能需求和小型化的形状因素。描述了替代的新包,例如VFBGA CSP。 (3)堆叠 - 3D堆叠现已被广泛利用,以增加内存密度和节省重量和空间。堆叠芯片和包堆叠的两个主要选项,每个选项都有自己的优势和疑虑。详细讨论了DRAM DIMM模块和各种闪存卡格式的选择标准和合适的应用。 (4)未来的趋势和结论 - 在同一市场和技术司机的封装和消费电子产品中的封装技术易于明显 - 形状小型化,轻质,低调,高速和高性能。用于高密度存储器件的包装正在朝向更快且更较小的CSP封装,具有晶圆级CSP和晶圆级3D堆叠在地平线上的技术和工艺。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号