首页> 外文会议>International symposium on silicon-on-insulator technology and devices >DEVICE MODELS FOR SILICON-ON-INSULATOR (SOI) INSULATED-GATE PN-JUNCTION DEVICES FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT DESIGN
【24h】

DEVICE MODELS FOR SILICON-ON-INSULATOR (SOI) INSULATED-GATE PN-JUNCTION DEVICES FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT DESIGN

机译:用于静电放电的绝缘体(SOI)绝缘栅极PN接线装置的装置模型(ESD)保护电路设计

获取原文

摘要

This paper describes the dc characteristics of various SOI insulated-gate pn-junction devices, and also proposes equivalent circuit models for circuit simulations. Fundamental device models are investigated using a device simulator. It is clarified that device characteristics can be explained on the basis of pn junction, nMOSFET, and pMOSFET operations. The proposed equivalent circuit models of the devices utilize standard SPICE circuit elements. Equivalent circuit models are used to evaluate the performance of an electrostatic discharge (ESD) protection circuit.
机译:本文介绍了各种SOI绝缘栅极PN结装置的DC特性,并提出了用于电路模拟的等效电路模型。使用设备模拟器调查基本设备型号。阐明了设备特性可以基于PN结,NMOSFET和PMOSFET操作来解释。所提出的设备的等效电路模型利用标准的Spice电路元件。等效电路模型用于评估静电放电(ESD)保护电路的性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号