首页> 外文会议>IEEE International High-Level Design Validation and Test Workshop >Formal verification of embedded system designs at multiple levels of abstraction
【24h】

Formal verification of embedded system designs at multiple levels of abstraction

机译:在多级抽象中正式验证嵌入式系统设计

获取原文

摘要

Embedded electronics today are becoming increasingly complex, which makes their design and analysis more and more difficult. An important approach to overcome the increasing complexity is to divide the system design procedure into different but interrelated stages, and represent system designs with description at different levels of abstraction. Design and analysis tools at each stages can then be more effectively applied onto the designs at particular level of abstraction. In this paper, we focus on the formal verification of embedded system designs at multiple levels of abstraction, enabled by Metropolis design environment. Based on Metropolis framework and the model checker SPIN, a translation mechanism from Metropolis design to Promela description is presented and an automatic translator is developed accordingly. We discuss the challenges and solutions in semantically translating from an object-based system design language to a procedural verification language. To demonstrate the correctness and effectiveness of our approach for formal verification, we verify properties of typical producer-consumer systems.
机译:今天的嵌入式电子产品越来越复杂,这使得他们的设计和分析越来越困难。克服越来越复杂性的重要方法是将系统设计过程划分为不同但相互关联的阶段,并表示具有不同抽象级别的描述的系统设计。然后,每个阶段的设计和分析工具可以更有效地应用于特定抽象级别的设计上。在本文中,我们专注于通过大都市设计环境实现多层抽象嵌入式系统设计的正式验证。基于Metropolis框架和模型检查器旋转,提出了来自大都市设计到Promela描述的翻译机制,并相应地开发了自动翻译。我们讨论从基于对象的系统设计语言转换为过程验证语言的挑战和解决方案。为了展示我们正式验证方法的正确性和有效性,我们验证了典型生产者 - 消费者系统的特性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号