首页> 外文会议>International Conference on Indium Phosphide and Related Materials >Fabrication technology and device performance of Sub-50-nm-gate InP-based HEMTs
【24h】

Fabrication technology and device performance of Sub-50-nm-gate InP-based HEMTs

机译:基于Sub-50-NM-栅极INP的垫圈的制造技术和装置性能

获取原文

摘要

Sub-50-nm-gate InAlAs/InGaAs high electron mobility transistors (HEMTs) lattice-matched to InP substrates were fabricated. Our method of fabrication includes the two-step-recess gate technology and a low temperature process, applied at below 300°C. We succeeded in fabricating ultra-short 25-nm-long T-shaped-gates. RF measurements showed that the cutoff frequency f{sub}T of a 25-nm-gate HEMT is 396 GHz, and this is the highest value yet reported for any type of transistor.
机译:制造亚50-nm栅极inalas / Ingaas高电子迁移率晶体管(Hemts)与INP衬底匹配的晶格匹配。我们的制造方法包括两步凹陷栅极技术和低温过程,施加在300℃以下。我们成功地制造了超短25nm-long T形门。 RF测量结果表明,25 nm栅极HEMT的截止频率f {sub} t是396GHz,这是任何类型的晶体管报告的最高值。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号