首页> 外文会议>International Conference on Microelectronics for Neural Networks >A correlation-based network for hardware implementations
【24h】

A correlation-based network for hardware implementations

机译:基于相关的硬件实现网络

获取原文

摘要

An architecture and learning rules for a correlation-based network are proposed. Hidden activity predictors dynamically compute local temporal receptive field centres through a decorrelation process. Temporal feedback loops between units in the hidden layer are then used to synchronise the activities of similar near by units. The simultaneous activation of different topologically overlapping unit groupings results in a continual reorganisation of units in the hidden layer: the dependence of hidden intra-layer communication on cross-correlations gives it the image of an analogue spiking neural network. The predominantly feedforward nature of the architecture makes it attractive for implementation in parallel hardware. Some suggestions on how this can be accomplished are also proposed, together with some software simulation results on a problem of instantaneous separation of two sine waves with different phases.
机译:提出了基于相关的网络的架构和学习规则。隐藏活动预测器通过去相关过程动态计算本地时间接收现场中心。然后使用隐藏层中的单元之间的时间反馈循环来使相似接近单元的活动同步。不同拓扑重叠单元分组的同时激活导致隐藏层中的单位的连续重组:隐藏的层内通信对互相关的依赖性使其成为模拟尖刺神经网络的图像。主要的架构的主要馈送性质使其具有在并行硬件中实现的吸引力。还提出了关于如何完成这一点的建议,以及一些软件仿真结果导致两个正弦波与不同阶段的瞬时分离问题。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号