首页> 外文会议>Symposium on VLSI Technology >0.5??m CMOS technology for 5.6nsec high speed 16??16 bit multiplier
【24h】

0.5??m CMOS technology for 5.6nsec high speed 16??16 bit multiplier

机译:0.5 ?? M CMOS技术5.6nsec高速16 ?? 16位倍增器

获取原文

摘要

CMOS technology becomes indispensable for designing VLSI circuits because of high speed, wide noise margin, and low power dissipation. Moreover, scaled down half a micron CMOS circuits have a large impact on high speed operation, where the speed is comparable to that of bipolar and GaAs. However, when CMOS devices are scaled down to half micron, it is difficult to suppress punchthrough and parasitic resistance for PMQSFETs and hot carrier degradation for NMOSFETs.
机译:CMOS技术因设计高速,噪声裕度高,低功耗而设计VLSI电路是必不可少的。此外,缩小半元CMOS电路对高速操作的较大影响,在那里速度与双极和GaAs的速度相当。然而,当CMOS器件被缩放到半微米时,难以抑制对PMQsFET和NMOSFET的热载体降解的冲压和寄生电阻。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号