A New Clock Mesh Buffer Sizing Methodology for Skew and Power Reduction

摘要

This paper presents a new buffer sizing methodology for clock meshes. Mesh buffers are usually sized according to the load present in its vicinity. This approach targets at equalizing mesh buffer propagation delays and hence minimizing clock skew. We show