首页> 外文会议>IEEE/ACM International Symposium on Low Power Electronics and Design >A deterministic-dither-based, all-digital system for on-chip power supply noise measurement
【24h】

A deterministic-dither-based, all-digital system for on-chip power supply noise measurement

机译:基于确定的抖动,用于片上电源噪声测量的全数字系统

获取原文

摘要

Supply-noise measurement techniques are becoming increasingly critical in modern digital design, driven by the trend toward smaller, lower-voltage domains. All-digital measurement modules capable of meeting bandwidth and resolution requirements would enable spatially fine supply voltage measurements across Systems-on-Chip. Existing implementations either use analog techniques, limiting their applicability, or do not meet the increasingly challenging requirements of supply noise measurement. In this paper we discuss a bandwidth-resolution-reconfigurable all-digital system that relies on a dithering technique to achieve a resolution of 2.05mV at a bandwidth of 6.94 GHz in an industrial 65 nm CMOS process.
机译:由于朝向更小,低压域的趋势驱动,供给噪声测量技术在现代数字设计方面越来越重要。能够满足带宽和分辨率要求的全数字测量模块将在片上系统实现空间良好的电源电压测量。现有的实现使用模拟技术,限制其适用性,或者不符合供应噪声测量的日益挑战性要求。在本文中,我们讨论了一个带宽分辨率 - 可重构的全数字系统,依赖于抖动技术,在工业65nm CMOS过程中实现6.94GHz的带宽的分辨率为2.05mV。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号