首页> 美国卫生研究院文献>Sensors (Basel Switzerland) >Design and Implementation of an On-Chip Low-Power and High-Flexibility System for Data Acquisition and Processing of an Inertial Measurement Unit
【2h】

Design and Implementation of an On-Chip Low-Power and High-Flexibility System for Data Acquisition and Processing of an Inertial Measurement Unit

机译:惯性测量单元数据采集和处理的片上低功耗高灵活性系统的设计与实现

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

For signal processing of a Micro-Electro-Mechanical System (MEMS) Inertial Measurement Unit (IMU), a digital-analog hybrid system-on-chip (SoC) with small area and low power consumption was designed and implemented in this paper. To increase the flexibility of the processing circuit, the designed SoC integrates a low-power processor and supports three startup or debugging modes for different application scenarios. An application-specific computing module and communication interface are designed in the circuit to meet the requirements of IMU signal processing. The configurable clock allows users to dynamically balance computing speed and power consumption in their applications. The chip was taped out under SMIC 180 nm CMOS technology and tested for performance. The results show that the chip’s maximum running frequency is 105 MHz. The total area is 33.94 . The dynamic and static power consumption are 0.65 mW/MHz and 0.30 mW/MHz, respectively. When the system clock is 25 MHz, the dynamic and static power consumption of the chip is 76 mW and 66 mW, and the dynamic and static power consumption of the FPGA level are 634 mW and 520 mW. The results verify the superiority of the application specific integrated circuit (ASIC) solution in terms of integration and low power consumption.
机译:为了对微机电系统惯性测量单元(IMU)进行信号处理,设计并实现了一种面积小,功耗低的数模混合片上系统(SoC)。为了增加处理电路的灵活性,设计的SoC集成了一个低功耗处理器,并支持针对不同应用场景的三种启动或调试模式。电路中设计了专用计算模块和通信接口,以满足IMU信号处理的要求。可配置的时钟允许用户动态平衡其应用程序中的计算速度和功耗。该芯片在SMIC 180 nm CMOS技术下被贴上胶带,并进行了性能测试。结果表明,该芯片的最大运行频率为105 MHz。总面积为33.94。动态和静态功耗分别为0.65 mW / MHz和0.30 mW / MHz。当系统时钟为25 MHz时,芯片的动态和静态功耗分别为76 mW和66 mW,FPGA级的动态和静态功耗为634 mW和520 mW。结果证明了专用集成电路(ASIC)解决方案在集成度和低功耗方面的优势。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号