Scaling study of Si and strained Si n-MOSFETs with different high-k gate stacks

摘要

Using ensemble Monte Carlo device simulations, this paper studies the impact of interface roughness and soft-optical phonon scattering on the performance of sub-100nm Si and strained Si MOSFETs with different high-k gate stacks. Devices with gate lengths down to 25nm have been investigated.