首页> 外文会议>International Reliability Physics Symposium >Gate-Oxide Trapping Enabled Synaptic Logic Transistor
【24h】

Gate-Oxide Trapping Enabled Synaptic Logic Transistor

机译:启用栅氧化物陷阱的突触逻辑晶体管

获取原文

摘要

Brain-inspired neuromorphic systems have attracted much attention as a new computing paradigm for energy-efficient computation by enabling massive parallelism in artificial neural networks. The successful realization of a large-scale manufacturable artificial synapse holds the key to a full-fledged neuromorphic hardware application. This work reveals basic synaptic-like responses in the output characteristics of a normal logic CMOS transistor (with EOT < 2 nm), enabled by charge trapping dynamics at oxide defects. In addition, metaplasticity, a higher order synaptic response, is also observed by encoding relative timing. Given the mature transistor technology, a synaptic logic transistor may potentially offer a quicker pathway towards commercial neuromorphic systems.
机译:通过在人工神经网络中实现巨大的并行性,脑激发的神经形状系统作为一种新的计算范式来吸引了一种新的计算范式。成功实现了大规模的制造人工突触,将钥匙占全面的神经形态硬件应用。这项工作揭示了正常逻辑CMOS晶体管(具有EOT <2nm)的输出特性中的基本突触响应,通过电荷捕获动态在氧化物缺陷处实现。另外,还通过编码相对定时观察到沟通性,更高阶突触响应。鉴于成熟的晶体管技术,突触逻辑晶体管可能潜在地为商业神经形态系统提供更快速的途径。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号