首页> 外文会议>International Reliability Physics Symposium >Defects characterization of Hybrid Floating Gate/Inter-Gate Dielectric interface in Flash memory
【24h】

Defects characterization of Hybrid Floating Gate/Inter-Gate Dielectric interface in Flash memory

机译:闪存中混合浮栅/门间介电接口的缺陷表征

获取原文

摘要

In this work we characterize the Hybrid Floating Gate (HFG) / Inter-Gate Dielectric (IGD) interface by means of electron charging / discharging from the inter-gate dielectrics layer to the floating gate using a fast response technique (Interface Characterization by Programming and Sensing “ICPS”) in Flash memory devices. The technique is applied to dedicated samples such as Al2O3, HfAlO, ScAlO, as single layer and three-layered inter-gate dielectric stacks HfAlO/Al2O3/HfAlO, HfAlO/SiO2/HfAlO on either Poly-Si or Si/TiN Floating Gate (FG). The results show that the electron charging /discharging at hybrid floating gate / inter-gate dielectric using ICPS and at the inter-gate dielectric / control gate interface using Gate-Side-Trap Spectroscopy by Charge Injection and Sensing (GS-TSCIS) technique is independent of the deposition order for a given metal. Additionally, this charge transition process leading the electron charging / discharging instability, occurs within ms range and can continue for seconds. More importantly, this fast charge transition can be suppressed by using optimized high-к inter-gate dielectrics and metal floating gate.
机译:在这项工作中,我们使用快速响应技术(通过编程和感应闪存设备中的“ ICPS”。该技术适用于专用样品,例如Al2O3,HfAlO,ScAlO,作为多晶硅或Si / TiN浮栅( FG)。结果表明,采用电荷注入和传感的栅-侧-阱光谱技术(GS-TSCIS),在使用ICPS的混合浮栅/栅间电介质和在栅间电介质/控制栅界面处的电子充电/放电为与给定金属的沉积顺序无关。此外,这种电荷跃迁过程会导致电子充电/放电不稳定,发生在ms范围内,并且可能持续数秒。更重要的是,可以通过使用优化的高k栅间电介质和金属浮栅来抑制这种快速的电荷跃迁。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号