首页> 外文会议>2011 International Conference on Applied Electronics >Implementation of a 64-bit hybrid SR-ARQ algorithm on FPGA
【24h】

Implementation of a 64-bit hybrid SR-ARQ algorithm on FPGA

机译:在FPGA上实现64位混合SR-ARQ算法

获取原文

摘要

Forward error correction (FEC) and automatic request (ARQ) are common techniques used to treat transmission errors when data are transmitted over noisy channels. In practical applications where feedback is possible, ARQ technique are often more preferable than FEC schemes because error detection requires much simpler decoding equipment and achieves a higher reliability than does error correction. When the channel is very noisy, the system throughput is smaller for ARQ techniques than FEC schemes because retransmission will be requested too frequently. Hybrid Selective Repeat automatic request schemes (H SR-ARQ), which combine the concepts of FEC and ARQ can provide a high system throughput and maintain high system reliability for communications over quite noisy channel. To increase the speed of communication, we implement an H SR-ARQ hardware system. We choose Field Programmable Gate Array (FPGA) circuit for hardware implementation because it is flexible, easy to program and low cost and obtain good performances in communication.
机译:前向纠错(FEC)和自动请求(ARQ)是用于处理在噪声信道上的数据时处理传输错误的常用技术。在可以反馈的实际应用中,ARQ技术通常比FEC方案更优选,因为错误检测需要更简单的解码设备并且实现比纠错更高的可靠性。当频道非常嘈杂时,对于ARQ技术而不是FEC方案,系统吞吐量较小,因为将过度地请求重传。混合选择性重复自动请求方案(H SR-ARQ),该方案组合FEC和ARQ概念可以提供高系统吞吐量,并保持高系统可靠性,以便在相当嘈杂的通道上进行通信。为了提高通信速度,我们实现了H SR-ARQ硬件系统。我们选择用于硬件实现的现场可编程门阵列(FPGA)电路,因为它是灵活的,易于编程和低成本,并在通信中获得良好的性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号