首页> 外文会议>2010 IEEE International Electron Devices Meeting >A novel low-voltage biasing scheme for double gate FBC achieving 5s retention and 1016 endurance at 85°C
【24h】

A novel low-voltage biasing scheme for double gate FBC achieving 5s retention and 1016 endurance at 85°C

机译:一种新颖的双栅极FBC低压偏置方案,在85°C时保持5s保持力和10 16 耐久性

获取原文

摘要

We demonstrate a novel low-voltage biasing scheme on ultra-thin BOX (UTBOX) FDSOI floating body cells with Lg=55nm and tSi=20nm. By optimizing the front and back gate biasing to enhance the positive feedback loop, the required VDS can be reduced to 1.5V while retention times as high as 5s can still be achieved at 85°C. For the first time, we also show that the stringent endurance spec of 1016 cycles can be met as a result of the VDS reduction.
机译:我们在L g = 55nm和t Si = 20nm的超薄BOX(UTBOX)FDSOI浮体电池上演示了一种新颖的低压偏置方案。通过优化前栅极和后栅极偏置以增强正反馈环路,所需的V DS 可以降低至1.5V,而在85°C时仍可实现高达5s的保持时间。我们还首次证明,由于V DS 降低,可以满足10 16 周期的严格耐力规格。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号