首页> 外文会议>IEEE International Reliability Physics Symposium >System-level error correction by read-disturb error model of 1Xnm TLC NAND Flash memory for read-intensive enterprise solid-state drives (SSDs)
【24h】

System-level error correction by read-disturb error model of 1Xnm TLC NAND Flash memory for read-intensive enterprise solid-state drives (SSDs)

机译:1xnm TLC NAND NAND闪存的读干扰错误模型的系统级误差校正,用于读取密集型企业固态驱动器(SSD)

获取原文

摘要

Read-disturb Modeled LDPC (RDM-LDPC) ECC is proposed. Conventional Advanced Error-Prediction LDPC (AEP-LDPC) [1] corrects data-retention errors of data-storage-purpose SSDs storing photos, movies, etc. but cannot correct read-disturb errors. For read-intensive computing-purpose enterprise SSDs, this paper analyzes the read-disturb errors, develops the error model of 1Xnm TLC NAND Flash memory and proposes ECC suitable for read-disturb errors. It is experimentally demonstrated that proposed RDM-LDPC extends the read cycle of SSDs by 5000-times.
机译:建议读取打扰建模的LDPC(RDM-LDPC)ECC。传统的高级错误预测LDPC(AEP-LDPC)[1]纠正数据存储目的SSD的数据保留错误,存储照片,电影等,但无法纠正读干扰错误。对于读取密集型计算目的企业SSD,本文分析了读干扰错误,开发1xNM TLC NAND闪存的错误模型,并提出适合读干扰错误的ECC。实验证明,所提出的RDM-LDPC将SSD的读周期扩展为5000次。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号