首页> 外文会议>Electron Devices and Solid-State Circuits, 2005 IEEE Conference on >A Comparative Study of Program/Erase Characteristic of Low-Voltage Low-Power NROM Using High-K Materials as Tunnel Dielectric
【24h】

A Comparative Study of Program/Erase Characteristic of Low-Voltage Low-Power NROM Using High-K Materials as Tunnel Dielectric

机译:以高介电常数材料为隧道介质的低压低功耗NROM编程/擦除特性的比较研究

获取原文

摘要

The program and erase injection current characteristics of NROM with SiO2, HfO2, LaAI03and AI2O3as tunnel dielectric respectively are studied in this paper. Due to the lower electron and hole energy barriers introduced by LaAIO3, both of the program and erase injection current density of NROM using LaAIO3as tunnel dielectric is improved dramatically. The injection efficiency is increased significantly, which indicates that introduction of LaAIO3can lower the operation voltage of NROM cells. We show that the bit line voltage can be reduced to 3V for both of program and erase operation of NROM cells with LaAIO3of 5nm and 8nm EOT. Our study also shows that the drain disturb is alleviated during programming and erasing NROM cell with LaAIO3tunnel dielectric due to the lower operating voltages(VBL=3V).
机译:SiO 2 ,HfO 2 ,LaAl0 3 和AI 2 O的NROM的编程和擦除注入电流特性本文分别研究了 3 作为隧道介质。由于LaAIO 3 引入的较低的电子和空穴能垒,使用LaAIO 3 作为隧道电介质的NROM的编程和擦除注入电流密度均得到了显着改善。注入效率显着提高,这表明引入LaAIO 3 可以降低NROM单元的工作电压。我们表明,对于具有5nm和8nm EOT的LaAIO 3 的NROM单元,其编程和擦除操作均可将位线电压降低至3V。我们的研究还表明,由于较低的工作电压(V BL = 3V),在用LaAIO 3 隧道电介质编程和擦除NROM单元时,可以减轻漏极干扰。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号