Advanced scalable ultralow-k/cu interconnect technology for 32 nm CMOS ULSI using self-assembled porous silica and self-aligned CoWP barrier

摘要

not avaliable