首页> 外文会议>Electronic System-Integration Technology Conference >Miniaturized Printed Wiring Board Consisting of Polyimide Layers and Three Embedded Integrated Circuit Chips in Stacked Configuration
【24h】

Miniaturized Printed Wiring Board Consisting of Polyimide Layers and Three Embedded Integrated Circuit Chips in Stacked Configuration

机译:包含堆叠结构的聚酰亚胺层和三个嵌入式集成电路芯片的小型印刷线路板

获取原文

摘要

In the history of electronics packaging, continuous efforts have been made to achieve seemingly conflicting goals of reducing the size of electronic devices and increasing their functionality. With more sophisticated packages, wearable and portable devices in particular are required to be more compact as well as reliable. To reduce the size of a package, embedding IC (integrated circuit) chips inside is an effective solution instead of placing them on the surface. Based on this thought, we have developed a technology to produce WABE packageTM (wafer and board level device embedded package). The packages are produced by combining thin polyimide film layers and backgrinded IC chips. WABE Package technology has an unmatched feature that it can reduce the footprint of a package drastically by stacking IC chips if multiple chips need to be embedded in the package. Even if the package has two or more chips, the increase in the thickness of the chip-stack structure is very limited because each layer is so thin. Another feature of the technology is parallel fabrication of each polyimide-based layer with vias filled with a conductive material for interconnection. The individual and simultaneous preparation of layers enables “one-step” colamination, which has an advantage that only one-time press is needed even though the number of layers increases due to the chip-stack structure. This report describes the fabrication of a prototype circuit board that consists of 14 copper layers and 3 IC chips embedded vertically in them. The board is less than 0.9 mm in thickness even though it includes a large number of layers. We also report the results of various reliability testing conducted on the package. These results were obtained by electrical measurements of daisy chain patterns formed between some of the layers. The prototype showed high reliability under moisture and heat test conditions simulating those in autoclave sterilization and heat-shock test conditions simulating those in the production process. These results show that the WABE Package technology that allows three chips to be embedded vertically in the package is the most promising packaging technology for extremely miniaturizing electronic circuits for medical and wearable electronics.
机译:在电子封装的历史中,已经做出了不懈的努力以实现看似相互矛盾的目标,即减小电子设备的尺寸并增加其功能。对于更复杂的包装,尤其需要可穿戴和便携式设备更紧凑和可靠。为了减小封装的尺寸,将IC(集成电路)芯片嵌入内部是一种有效的解决方案,而不是将其放置在表面上。基于这种想法,我们开发了一种生产WABE封装TM(晶圆和板级设备嵌入式封装)的技术。这些封装是通过将薄的聚酰亚胺薄膜层和背面研磨的IC芯片组合在一起而制成的。 WABE封装技术具有无与伦比的功能,如果需要在封装中嵌入多个芯片,则可以通过堆叠IC芯片来大幅减少封装的占位面积。即使封装具有两个或更多个芯片,芯片堆叠结构的厚度的增加也非常有限,因为每一层都非常薄。该技术的另一个特点是并行制造每个聚酰亚胺基层,并在其中填充了用于互连的导电材料的通孔。各个层的同时准备可以实现“一步式”层压,其优点是,即使由于芯片堆叠结构而增加了层数,也只需一次冲压即可。该报告描述了原型电路板的制造,该电路板由14个铜层和3个垂直嵌入其中的IC芯片组成。即使包含许多层,该板的厚度也小于0.9毫米。我们还将报告对包装进行的各种可靠性测试的结果。这些结果是通过对某些层之间形成的菊花链图案进行电学测量获得的。该原型在模拟高温高压灭菌条件的潮湿和高温测试条件下以及模拟生产过程中的高温冲击测试条件下均显示出高可靠性。这些结果表明,WABE封装技术允许将三个芯片垂直嵌入到封装中,这是使医疗和可穿戴电子设备的电子电路极端小型化的最有前途的封装技术。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号