首页> 外文会议>IEEE International New Circuits and Systems Conference >Innovative device source/drain and channel implantation for MOS transistors in ultra low power subthreshold circuit applications
【24h】

Innovative device source/drain and channel implantation for MOS transistors in ultra low power subthreshold circuit applications

机译:超低功耗亚阈值电路应用中MOS晶体管的创新性器件源极/漏极和沟道注入

获取原文

摘要

This paper introduces a new comprehensive doping scheme for the transistors in subthreshold circuits. The proposed doping is characterized by the absence of halos at the source and drain ends. We propose a Gaussian doping distribution inside the source and drain regions, and a low-high-low distribution across the depth of the transistor from the channel surface towards the body region. It also has a low-high-low doping distribution along the length of the transistor below the channel region. The analysis is performed by changing the doping densities, body bias and gate-source voltage (Vgs) to observe the variations of off-current (Ioff), threshold voltage and Ion/Ioff ratio. Results show that the optimized device with the proposed doping profile would provide higher drain current (Ion) and Ion/Ioff at a certain body bias.
机译:本文介绍了一种用于亚阈值电路中晶体管的新型综合掺杂方案。所提出的掺杂的特征在于在源极和漏极端不存在光晕。我们提出了在源极和漏极区域内部的高斯掺杂分布,以及从沟道表面到体区的整个晶体管深度的高-低-低分布。沿着沟道区域下方的晶体管的长度,它还具有低-高-低-掺杂分布。通过更改掺杂密度,体偏置和栅极-源极电压(Vgs)进行分析,以观察截止电流(Ioff),阈值电压和Ion / Ioff比的变化。结果表明,具有建议的掺杂分布的优化器件在一定的体偏置下将提供更高的漏极电流(Ion)和Ion / Ioff。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号