Theory of active clamp response to power-on ESD and implications for power supply integrity

摘要

A small-signal model of active clamp circuits is developed and used to explore how the trigger circuit design impacts the power integrity during ESD events. Analysis and simulation show that low gain, high bandwidth trigger circuits promote stability, indicating a tradeoff between clamp on-resistance, stability, and area.